Abstract-Flash memory is becoming increasingly important as nonvolatile storage for mobile consumer electronics due to its low power consumption and shock resistance. However, it imposes technical challenges in that a write should be preceded by an erase operation, and that this erase operation can be performed only in a unit much larger than the write unit. To address these technical hurdles, an intermediate software layer called a flash translation layer (FTL) is generally employed to redirect logical addresses from the host system to physical addresses in flash memory. Previous approaches have performed this address translation at the granularity of either a write unit (page) or an erase unit (block). In this paper, we propose a novel FTL design that combines the two different granularities in address translation. This is motivated by the idea that coarse grain address translation lowers resources required to maintain translation information, which is crucial in mobile consumer products for cost and power consumption reasons, while fine grain address translation is efficient in handling small size writes. Performance evaluation based on trace-driven simulation shows that the proposed scheme significantly outperforms previously proposed approaches.
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I. INTRODUCTION
ECENmY, mobile computing devices such as PDAs R and digital cameras have become very popular.
These mobile devices impose different design requirements such as small size, lightweight, low power consumption, and shock resistance. These new requirements necessitate redesign of various components of the underlying computer system. In particular, design of nonvolatile storage subsystems for mobile devices is one of the most challenging areas since traditional magnetic disks are generally lacking in power efficiency and shock resistance due to their mechanical nature.
Flash memory has been recognized as an attractive
Jesung Kim, Sang Lyul Min, and Yookun Cho are with the School of Computer Science and Engineering, Seoul National University, Korea. E-mail: jskim @archi.snu,ac.kl; symin@dandelion.snu.ac.kl; cho@ssrnet.snu.ac. kr: Jong Min Kim is with Samsung Electronics, Korea. Email: jmkim @archi.snu.ac.kr: Sam H. Noh is with the School of Information and Computer Engineering, Hong-Ik University, Korea. E-mail: samhnoh@ hongik.ac.kr: long-term storage media for mobile computers because of its superiority in small size, shock resistance, and low power consumption [l] , [2] . Moreover, as there is no mechanical delay involved, random access is possible thereby providing excellent performance. These properties make flash-memory-based storage subsystems that emulate hard disks very popular for secondary storage of mobile computers (e.g., CompactFlash [3], and SmartMedia [4]). It is anticipated that as the capacity of flash memory grows [5] , the use of flash memory will become more prevalent, coexisting with hard disks or even replacing hard disks outright even in conventional computer systems.
Flash memory, however, has several characteristics that make difficult straightforward replacement of magnetic disks. First, a write in flash memory should be preceded by an erase operation, which takes an order of magnitude longer than a write operation. Second, erase operations can only be performed in a much larger unit than the write operation. This implies that, for an update of even a single byte, an erase operation as well as restoration of a large amount of data would be required. This not only degrades the potential performance significantly, but also gives rise to an integrity problem since data may be lost if the power goes down unexpectedly during the restoration process, which may happen frequently in hand-held devices.
To address these problems, an intermediate software layer called ajlash translation layer (FTL) has been employed between the host application and flash memory [6] , [7] . The FTL redirects each write request from the host to an empty location in flash memory that has been erased in advance. Although this technique rectifies the aforementioned limitation of erase-before-write, it comes at a price of extra flash memory operations to prepare empty locations and extra storage to maintain the address translation information, the amount of which varies significantly depending on the management algorithm.
In this paper, we propose a novel FTL design aimed at mass storage CompactFlash systems [3] . The main motivation of the proposed FTL is that coarse grain address translation lowers management overhead whereas fine grain address translation is efficient in handling small size writes. The proposed scheme combines the two different granularities in address translation to allow efficient handling of write requests smaller than a block while re-
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We also propose a method that assures consistency of translation information stored in flash memory despite any unexpected power-outages. The proposed scheme is based on incremental updates of translation information in a dedicated region in flash memory. Consistency of translation information is achieved by performing multiple updates of translation information required to process a host request in a single atomic flash memory write operation. The proposed scheme also has an additional advantage of having a short startup time, which is an important feature in consumer devices where systems are frequently turned on and off by users.
The organization of the remainder of the paper is as follows. The next section gives an overview of flash memory and surveys previous approaches in managing flash memory. A detailed description of our proposed scheme is presented in the following section. Next, we compare the performance of our scheme with that of previous schemes based on trace-driven simulations. Finally, concluding remarks are given in the last section.
BACKGROUND
Flash memory is a version of EEPROM that allows insystem programming. In flash memory, data ran be written by issuing a sequence of programming commands and dataladdresses to the flash memory chip. The stored data is sustained even after power is turned off and, thus, it can be used as a nonvolatile storage media, especially for mobile consumer devices that require small size and low power consumption. Moreover, flash memory has the advantage of being accessed in a truly random fashion and, thus, has potential for high performance. Table I compares the characteristics of various storage media including two major types (NAND and NOR types) of flash memory.
There are three basic operations that can be applied to both types of flash memory, namely, read, write, and erase operations. The unit of read and write operations is referred to as a page, and the size of a page is fixed from 1 byte to much larger sizes such as 2KB depending on the product. For the erase operation, the unit is referred to as a bEock, which consists of multiple pages, and the size of a block is generally somewhere between 4KB and 128KB.
For NOR-type flash memory, the page size is typically 1 byte, meaning that each byte can be read and written individually. NAND-type flash memory, on the other hand, is optimized more for mass storage, and the page size is typically 512 bytes coinciding with the size of a sector in hard disks. This gives an order-of-magnitude higher write bandwidth compared to NOR-type Aash memory since programming of each byte in the same page is fully To aid FTL designers, NAND-type flash memory usually provides additional storage in each page called a spare area to store a few bytes of management information [5] . This spare area can be written at the same time when the data is written with virtually no overhead. The spare area is also used to store ECC code generated by outside logic to detect errors while reading and writing [9] . Hereafter, we limit our attention to NAND-type flash memory because of its nice properties as mass storage, such as efficient bulk read/write operations, and relatively short erase time. Fig. 1 depicts the internal organization of a typical NAND-type flash-memory-based CompactFlash system. It consists of one or more NAND-type flash memory chips, a controller executing the FTL code stored in ROM, SRAM storing data structures relevant to address translation, and an interface to the host. The host issues r e d w r i t e commands along with the sector address and the request size to the CompactFlash system like a hard disk drive. Upon receipt of a command, address, and the size, the FTL translates them into a sequence of flash memory intrinsic commands (read/write/erase) and physical addresses. The address translation is performed by looking up the mapping table stored in SRAM, which is initially constructed by scanning the spare area of flash memory. By remapping each write request to different locations, the FTL can rectify the limitation of flash memory prohibiting overwrites transparently to the host.
The mapping between the logical address and the physi- cal address can be maintained either at the page (Le., write unit) level or at the block (Le., erase unit) level. Pagelevel address mapping allows more flexible management because a logical page can be mapped to any physical page in flash memory. However, this mapping requires a large amount of SRAM to store the needed mapping table. For example, a CompactFlash system with a 16MB flash memory chip with a page size of 512 bytes requires 64KB of SRAM for the mapping table. Moreover, the size of the mapping table scales as the capacity of flash memory increases, requiring 4MB of SRAM in the case of the state-of-the-art 1GB CompactFlash system, which is prohibitively large for cost, size, and power consumption reasons.
In block-level address mapping, the logical address is divided into a logical block address and a block offset, and only the logical block address is translated into a physical block address in flash memory in the mapping (Le., the block offset is invariant in the translation). This mapping is similar to the traditional address translation mechanism found in paged virtual memory [ 101. Although this blocklevel address mapping places a restriction that the block offset in the mapped physical block be the same as that in the logical block, it requires a much smaller mapping table. For example, the same 16MB CompactFlash system with a page size of 512 bytes and a block size of 16KB (32 pages) requires only 2-of SRAM for the mapping table. Moreover, the size of the block-level mapping table does not linearly increase as in the case of page-level mapping, since high-capacity flash memory generally has a larger block size. For example, a 256MB flash memory chip with a block size of 128KB [5] would require only 8KB of SRAM.
However, block-level address mapping generally involves extra flash memory operations when a write request requires an update of only part of a block. For example, the simplest method would operate such that whenever there is a write request to a single page, the physical IEEE Transactions on Consumer Electronics, Vol. 48, No. 2, MAY 2002 block that contains the requested page is remapped to a free physical block, the write operation is performed to the page in the new physical block with the same block offset, and all the other pages in the same block are copied from the original physical block to the new physical block.
To eliminate such an expensive copy operation, a technique based on the concept of a replacement block is proposed [7] , [SI. This technique, which we call the replacement block scheme, allocates a temporary block called a replacement block when there is an overwrite to an existing page in a block and performs the write operation to the page in the replacement block with the same block offset. Moreover, the replacement block itself may have its own replacement block if one of its pages is ovenvritten again. Such replacement blocks belonging to the same logical block are maintained in a linked list and traversed for both read and write operations: for a read operation, it is traversed to find the most up-to-date page in the replacement blocks; for a write operation, it is traversed to find in the replacement blocks the first free page with the same block offset. When there is an overwrite request and there is no free space, the longest linked list is merged into one block by copying the most up-to-date pages from the replacement blocks to the last replacement block in the list, which becomes the new physical block representing the logical block. After this merge operation, the former logical block and the replacement blocks except the last one are erased and become free blocks available for replacement blocks to other data blocks.
AN FTL DESIGN BASED ON LOG BLOCKS
In this section, we describe our proposed scheme what we call a log block scheme in detail. Our goal is to handle both small size writes and long sequential writes efficiently while limiting the size of SRAM needed for mapping purposes. This goal is achieved by introducing a few page-level managed blocks what we call log blocks. An additional goal of the proposed scheme is to guarantee consistency of the stored data even after unexpected power-outages. We achieve this goal by performing updates of mapping information in a single atomic write operation in dedicated blocks what we call map blocks.
A. The Log Block
Our scheme manages most of the blocks at the block level, while a small fixed number of blocks are managed at the finer page level. The former holds ordinary data and are called data blocks. We refer to the latter as log blocks. Log blocks are used as temporary storage for small size writes to data blocks. When an update to a page in a data block is requested, a log block is allocated from the pool of free blocks that have been erased in advance and the update is performed to the log block incrementally from the first page. On each write, the logical address of the page is also stored in the spare area that is associated with each page. Note that the write to the spare area can be performed simultaneously as the corresponding page is written with virtually no overhead.
In this setting, for a read request the log blocks have to be checked to see if the requested page is present. If the requested page is present in the log block, it is provided to the host system, shadowing the corresponding page in the data block. To make this checking process efficient, we maintain a page-level mapping table for each log block in SRAM. This table is constructed on system startup by scanning the logical address stored in the spare area of each page in the log blocks, and updated on every write to point to the up-to-date pages. Note that pages in the log block whose logical pages have been updated multiple times do not require any special handling because, by scanning the log block backward from the last page, we can always identify the page that contains the up-to-date copy of a logical page.
B. Merge Operation
Once a log block is allocated for a data block, write requests to the data block can be performed in the log block without any extra operations, until all the pages in the log block are consumed. When this happens, we reclaim the log block by merging it with the corresponding data block.
The merge operation is very simple. It allocates an erased block from the pool of free blocks and then fills each page with the up-to-date page, either from the log block if the corresponding page is present, or from the data block otherwise (see Fig. 2a ). After copying all the pages, the new block now becomes the data block, and the former data block and the log block are returned to the pool of free blocks, waiting to be erased. The merge operation requires n-page read operations, n-page write operations, and two-block erase operations (one for the log block and the other for the former data block), where n is the number of pages per block. As a result, it produces two free blocks while consuming one free block, giving an efficiency of producing one free block per two erase operations.
There are special situations where the merge operation can be performed with only one erase operation, resulting in an ideal efficiency of producing one free block per one erase operation. This situation occurs when all the pages in a block are written sequentially starting from the first logical page to the last logical page. In this case, we can simplify the merge operation by making the log block the new data block and returning the data block to the pool of free blocks (see Fig. 2b ). We call this simplified version of the merge operation the switch operation.
Note that a similar operation is also possible in the replacement block scheme. However, the merge operation in the replacement block scheme incurs excessive erasure since many pages in the replacement blocks may remain unused due to the limitation of the placement of each page (see Fig. 2c ). Our merge operations are similar more to the cleaning mechanism used in the log-structured file system [ 111 in that it collects valid items to reclaim free space (see Fig. 2d) . The difference lies in the fact that our scheme restricts pages in a log block to be from the same data block, and efficiency of the merge operation is independent of the number of valid pages in the log block. In contrast, the cleaning operation in the log-structured file system consumes a portion of an empty block to relocate valid pages in the block being cleaned, and thus the efficiency is inversely proportional to the number of valid pages, which depends on the utilization as well as the policy of selecting a block to be cleaned 
C. The Map block
Both the merge operation and the switch operation change the mapping of the data block and thus, require an update to the mapping information. In previous schemes, mapping information is stored for each pageblock in the associated spare area in the form of logical address tags. Basically, these tags provide physical-to-logical reverse translation information and needs to be reconstructed as a conventional logical-to-physical mapping table. This requires scanning of the entire space of flash memory to collect logical address tags scattered across all the pageshlocks, which is prohibitively time-and powerconsuming especially in NAND-type flash memory where reading a few bytes costs virtually the same as reading a page. Moreover, the mapping table is generally required to be present in SRAM as a whole.
In our proposed scheme, the mapping table is stored in dedicated blocks what we call map blocks to enable faster startup and on-demand fetching. The map block is organized at the page level similarly to the log block such that each page stores an incremental update of the mapping table. The map of the mapping table, what we call a map directory, is maintained in SRAM and is used to locate each portion of the mapping table stored in map blocks. This setting is similar to the traditional two-level page table structure [lo] , except that updates to the mapping table stored in flash memory cannot be done in place, and thus the map of the mapping table changes on every update. Fig. 3 illustrates the contents of the mapping table before and after a merge operation. Note that the mapping table also maps log blocks and free blocks, although they are visible only in the virtual address space of the controller of the storage system and transparent to the logical address space of the host. A merge operation involves three blocks (a data block, a log block, and a free block) and thus requires updates of three mapping table entries. This may require up to three write operations on map blocks. In our approach, the mapping table is fragmented into a unit of a half of a page so that two mapping table fragments fit into a single page. By limiting the number of log blocks plus free blocks below the maximum number of blocks that a single mapping table fragment can map (128 in our configuration), the updates of three mapping table entries can be performed in a single write operation to the map block. This assures consistency of the mapping table even when the power goes down at an unexpected time and thus greatly simplifies the recovery process.
Since an update of the mapping table consumes a page in map blocks, eventually free pages will be exhausted. Thus, a mechanism that reclaims used map blocks has to be provided. For simplicity, our scheme uses map blocks in a round-robin manner, and the next of the currently used map block is cleaned before the current map block is exhausted. The cleaning operation copies valid pages (i.e., pages that are pointed to by an entry in the map directory) present in the next map block to the current map block, updates the map directory entries of the pages being copied, and erases the next map block.
The map directory is initially constructed by scanning the map blocks in fixed locations from the block that was used last (i.e., the block containing a free page) in the reverse order until all the pages are located. To further simplify the process, the map directory can also be included in the mapping table along with the maps for log blocks and free blocks provided that there is a room.
Once the map directory is constructed, address translation can be performed similarly to the case of the conventional two-level page table. First, the map directory is looked up using high-ordered bits of the logical address from the host to obtain the location of the page containing the required mapping table entry. Second, the located page is fetched to SRAM if it is not currently there (Le., fetched on demand). The required mapping table entry can then be accessed by indexing the fetched page using middle-ordered bits of the logical address that are obtained by truncating the high-ordered bits used to index the map directory and the low-ordered bits used for the block offset. Finally, we get the physical address of the target page by adding the block offset to the physical block address recorded in the mapping table entry.
D. Atomicity of Host Requests
Flash-memory-based storage subsystems such as CompactFlash systems should maintain a consistent state even when there is an unexpected power-outage since, for example, users of a digital camera are allowed to remove the CompactFlash card from the digital camera at any time. Therefore, assuring consistency of internal data structures is an important requirement of any FTL.
In our proposed scheme, updates of meta-data (Le., the mapping table) are performed in a single atomic write operation as explained in the previous subsection. This assures that the meta-data stored in flash memory is always consistent, even in the case where a write operation to the map block fails due to an unexpected power outage. As briefly explained in Section 11, failure of write operations can be detected by checking ECC code stored in the spare area for each page. Thus, simply ignoring the page with an ECC error leads to reconstruction of the mapping table to the state exactly the same as before the interrupted write operation is issued.
Furthermore, we can handle a long sequential write request from the host as a single atomic operation by delaying updates of mapping information until all the data from the host is received completely. The received data is stored temporarily in free blocks and switched to data blocks simultaneously by updating the corresponding mapping table entries after all the data are stored. The update of the mapping table effectively commits the host request. Note that this modification does not degrade per€ormance. In fact, it improves performance since several updates of the mapping table are piggy-backed to a single write operation. This feature is useful in simplifying file-system level consistency management since large data structures can be updated in a single atomic operation [15] , [16] .
There are a few cases that need to be handled more carefully. First, if small size writes are directed to a log block and are interrupted in the middle, partial results can be seen by the host after a restart. This case can be addressed by introducing a bit for each page in the log block that indicates the end of a sequence of a write. That is, a page in a log block with the bit cleared is regarded as valid only when it is followed by a page with the bit set. Second, a sufficient number of free blocks need to be available for buffering the data from the host, or otherwise atomicity of the request cannot be guaranteed. For this case, the file system has a choice of letting the storage system either to return an error or to take the risk. Finally, a sequence of blocks involved in a request may extend beyond the boundary of a map fragment, and thus requires two sequential writes to the map block before it can be com- mitted. This situation can be addressed by using a similar bit flag indicating the end of a sequence of a write as explained above. Using this method, atomicity of higherlevel transactions may be envisioned similarly to the previous approaches in the hard-disk-based storage hierarchy [151, ~161.
IV. PERFORMANCE EVALUATION
To evaluate the proposed FTL design, we implemented the scheme in a prototype 16MB CompactFlash storage system shown in Fig. 4 . Also, to compare the performance of the proposed log block scheme with that of the replacement block scheme and the page-level remapping scheme, we developed a simulator for each of the three schemes and performed trace-driven simulations. The traces that were used to drive the simulation were obtained by plugging the prototype into four different digital cameras (Canon Powershot GI, Canon PowerShot S100, Kodak DC290, and Sanyo VPC-SXSOO), a PDA (Compaq iPAQ H3630), and a notebook computer running the Linux operating system. For this purpose, the firmware in the prototype was slightly modified to enable trace gathering.
For the workload of the digital cameras, we operated the cameras in their usual mode: taking, browsing, and erasing pictures. For the PDA, we ran typical applications including web synchronization, MP3 file download and play, and file copying. Finally, we used the Andrew benchmark [17] for the workload of the Linux notebook computer. The characteristics of the traces in terms of the number of write commands and the aggregate number of pages written are given in Table 11 . The traces include many sequential accesses as well as hot spots that are accessed intensively. Sequential access patterns are usually from storing user data such as image files, while the hot spots are from updates of meta-data of the file system (Microsoft FAT and Linux Ext2) due to creation/deletion of files. Fig. 5 shows the results for the three schemes simulated including two versions of the page-level remapping scheme with a greedy policy [ l l ] (denoted as P/G) and with a cost-benefit policy [ll] One interesting result is that our proposed scheme sometimes even outperforms the page-level remapping also simulated our scheme without map blocks (denoted as L-M) to see the cost of storing the mapping table in dedicated blocks. The number of extra blocks indicates the number of additional physical blocks reserved for replacement blocks in the replacement block scheme, log blocks, free blocks, and map blocks in our log block scheme, and free blocks in the page-level remapping scheme.
Performance metrics we used are the number of extra erase operations, which is defined as the number of erase operations that are performed by the scheme under evaluation minus the number of erase operations from an ideal scheme. The ideal scheme is defined as a scheme that performs one erase operation for every n-page write requests, where n is the number of pages per block. The main sources of extra erase operations are pages left unused when replacement blocks are merged in the replacement block scheme, consumption of a free block when the log block is merged in the log block scheme, and consumption of free pages to copy valid pages when a block is cleaned in the page-level remapping scheme. Similarly, the number of extra write operations is defined as the number of write operations performed in the scheme under evaluation minus the number of page writes requested from the host, and the main source of this overhead is the pages copied when mergeklean operations are performed. Before the measurement, the system was warmed up by running the same trace.
From the results, we can note that the proposed log block scheme performs significantly better than the replacement block scheme in terms of the number of extra erase operations consistently in every case, while overall performance varies substantially depending on the host system (note the scale of the y-axis). This result comes from the fact that the replacement block is not efficient in handling small size writes that are repeated frequently, such as meta-data updates, due to its limitation of blocklevel mapping. In contrast, our proposed scheme handles small size writes in the log block using page-level mapping, whiIe long sequential writes are performed as efficiently as in block-level mapping. point of the storage subsystem is higher than that viewed from the file system and never becomes lower even if the file system frees storage allocated for files, because the storage subsystem is not aware of such upper layer activities in a strictly hierarchical design. Thus, the utilization is dependent only on the number of extra blocks reserved for free space, which are 16, 32, and 64 to 1,024 total blocks in our simulation. This results in significant performance degradation for the page-level remapping scheme compared to other schemes with the same number of extra blocks.
We expect that more elaborate cleaning policies combined with locality gathering [12] , [13] , [14] could mitigate the performance degradation of the page-level remapping scheme. However, we stress that our scheme achieves similar effects since close addresses are gathered into a single log block when they are written. This method has not been used in the domain of disk-based storage systems where successive write requests need to be performed in physically sequential locations to minimize the seek time regardless of their logical addresses.
We also measured wear-leveling characteristics of our proposed scheme. For this purpose, we generated a synthetic trace long enough to stress the storage system by emulating a digital camera based on Microsoft FAT. Fig. 6a plots the write frequency of the generated trace for logical addresses. The figure clearly shows a hot spot created by frequent updates of FAT. We drove the simulator with the trace and counted the number of erase operations performed on each physical block and the result is shown in Fig. 6b . The result indicates that the hot spot is evenly distributed as physical blocks are exchanged by mergekwitch operations. However, there still exists blocks that are exceptionally worn, which we observed are map blocks. This situation can be rectified by swapping them with free blocks periodically as shown in Fig. 6c , although the detailed description is not included in this paper due to the limitation of space.
We also have performed simulation for different block sizes and different numbers of extra blocks, and obtained similar results. Overall, the proposed scheme performs significantly better than previous block-level remapping schemes and gives more stable performance characteristics compared to the page-level remapping scheme while keeping resource requirements substantially lower.
V. CONCLUSION
In this paper, we have proposed a novel FTL design that lies between two extremes in address translation. One extreme is the block-level address translation that imposes limitations similar to direct-mapped caches in that pages can be placed only on a single location in the block.
The other extreme is page-level address translation that is equivalent to fully associative caches in that pages can be placed anywhere without restrictions. Between the two extreme lies our log block scheme, which corresponds to set-associative caches in that pages can be placed anywhere within a single log block but not in other log blocks.
This property of the log block has introduced interesting trade-offs. First, it performs substantially better than the block-level translation scheme by handling small size writes efficiently with only marginal additional resource requirements. Second, it has a nice property of being less sensitive to the workload and the utilization &e., the ratio of extra space in the storage subsystem), while the pure page-level translation scheme we have experimented with, sometimes shows significantly degraded performance for certain configurations. The reasoning for this result is that in our proposed scheme data having close addresses are gathered in a single block while in page-level translation schemes data are placed in a sequence as they arrive, which is useful in reducing the seek time for magnetic disks but which is not of consequence in flash memory.
We have further reduced resource requirements by organizing translation information in a way that can be fetched on demand from flash memory. We met our budget of 6KB of SRAM to store the mapping table as well as other FTL data structures independently of the capacity of the storage system.
For future work, we are planning to study design issues physical address (c) Erase count with wear leveling that are largely ignored in the current scheme. First, we are exploring more efficient replacement algorithms for log blocks that consider both recency and utilization. Second, we are designing an intelligent background merging technique to minimize interference between demand requests and merge operations based on a model that predicts the available time for background processing before the next demand request.
